######################################################################
1)《System-on-a-chip Verification Methodology and Techniques》
######################################################################
顶底层： System-level Block-level
数模拟： Analog/Mixed Signal Simulation
软硬件： Hardware//Software Co-verification
前后端： Static Netlist Verification
Physical Verification and Desin Sign-off
######################################################################
2)《Comprehensive Functional Verification The Complete Industry Cycle》
######################################################################
Challenge
space is large
incorrect behavior
Goal
Quality
schedule
Cost
engeneers
eda tools
times
Verification Engeneer Must
Know specifiactin even user apllications
Know design even microarchitecture
know tools even weaknesses and strengths
Cycle
specification
verification plan
verification environment
debug tb and rtl
regression
fabricate hardware
debug fabricate hardware
escape analysis
Hierarchy
level choose
Strategy
driving principles
checking strategies
checking the black box
putting it all together
general simulation environment
verification methodology evolution
Plan
plan example
Methods
Simulation Based Verification
☆☆☆☆☆ simulation engines
......
☆☆☆☆☆ Reset line initialization
☆☆☆☆☆ Power Saving Modes
Formal Verification
......
######################################################################
3)《Functional Verification Coverage Measurement and Analysis》
######################################################################
Verification
Stimulus Generation
Result Check
Coverage Collection
Types
implicit explicit
specification implementation
Methods
function coverage
assertion coverage
code coverage
Coverage Driven Verification
###################################################
# 4) 《Low-Power Simulation with IEEE Std 1801 UPF》.ppt
###################################################
1. simulation behaviors
1. port isolation force value
2. state retention save state
3. state loss force corruption "X"
2. simulation setup and run steps
UPF command sequence
1. create supply ports
2. creaate supply nets
3. connect supply nets
4. create supply sets
5. create power domain
6. create power switch
7. set isolation strategies
8. set retention strategies
9. set simulator controls
// 10. initial
begin
#1ns;
ok = $supply_on("tb.dut.VDD", 0.8);
ok = $supply_on("tb.dut.VSS", 0.0);
end
// 11. irun -lps_1801 xxx.upf
-lps_logfile lps.log
-lps_verbose 1
12. add power states
3. examine power design with tcl / simvision gui
describe -power
power -find
probe -power
stop -pdname
stop -iso_rule
stop -sr_rule
stop -pst
drivers -show
power -show
power -pst
value -saved
value -post
4. verification: power controller coverage
1) enter power state
2) leave power state
3) power surge damage
