[SVA]如何在SystemVerilog Assertion中规避信号从X态到0形成的negedge

NoSuchKey

猜你喜欢

转载自blog.csdn.net/gsjthxy/article/details/105694228