[SVA]如何在SystemVerilog Assertion中规避信号从X态到0形成的negedge