Error (10278): Verilog HDL Port Declaration error at **.v(21): input port "**" cannot be declared with type "<a variable data type, e.g. reg>"

NoSuchKey

猜你喜欢

转载自www.cnblogs.com/linxionglei/p/12976566.html