Error (10278): Verilog HDL Port Declaration error at **.v(21): input port "**" cannot be declared with type "<a variable data type, e.g. reg>"