FPGA Altera Quartus中如何保持信号不被综合掉