Error (10200): Verilog HDL Conditional Statement error at key_clock.v(402): cannot match operand(s)