verilog实现百位全加器、generate与always语句的区别