[FPGA学习笔记] verilog语言中always和initial的区别