FPGA verilog warning: trap in reset

NoSuchKey

Guess you like

Origin blog.csdn.net/qq_33231534/article/details/106385682