[Verilog] Verilog defines a two-dimensional array (2D Array)

NoSuchKey

Guess you like

Origin blog.csdn.net/m0_61298445/article/details/123857581