An always@ in Verilog can be triggered by several edges

NoSuchKey

Guess you like

Origin blog.csdn.net/weixin_43274923/article/details/122301617