Using Verilog to Design an FPGA-Based Admittance Analyzer - Code World

Using Verilog to Design an FPGA-Based Admittance Analyzer

Enterprise 2023-08-12 00:19:53 views: null

NoSuchKey

Guess you like

Origin blog.csdn.net/ai52learn/article/details/132222050

Using Verilog to Design an FPGA-Based Admittance Analyzer

FPGA-based digital clock verilog development

m FPGA-based 256-point FFT Fourier transform verilog implementation, including testbench, without using IP core

FPGA-based traffic light design

Design of Parallel Multiplier Based on FPGA Verilog

Design of Serial Multiplier Based on FPGA Verilog

[FPGA tutorial case 10] Design and implementation of complex multiplier based on Verilog

[DCT-FPGA] verilog programming implementation, FPGA-based DCT transformation implementation

Design of perpetual calendar based on verilog

m FPGA-based FOC controller verilog implementation, including CLARK, PARK, PID and SVPWM, including testbench

m Verilog implementation of FPGA-based BPSK modulation and demodulation communication system, including testbench, excluding carrier synchronization

m Verilog implementation of FPGA-based QPSK modulation and demodulation communication system, including testbench, excluding carrier synchronization

m FPGA-based communication data frame scrambling and descrambling verilog implementation, including testbench

m FPGA-based basic OFDM modulation and demodulation verilog implementation, including IFFT and FFT, including testbench

m FPGA-based AGC adaptive gain control system verilog implementation, including testbench

m FPGA-based CRC cyclic redundancy check system verilog implementation, including testbench

m Verilog implementation of FPGA-based interleaving and deinterleaving system, including testbench

m Verilog implementation of FPGA-based DQPSK modulation and demodulation communication system, including testbench, excluding carrier synchronization

m FPGA-based 256QAM modulation signal generation module verilog implementation, including testbench

m FPGA-based 1024QAM modulation signal generation module verilog implementation, including testbench

m FPGA-based QPSK soft demodulation verilog implementation, including testbench and MATLAB auxiliary verification program

m FPGA-based 16QAM soft demodulation verilog implementation, including testbench

m FPGA-based 8FSK modem system verilog implementation, including testbench test files

m FPGA-based 4FSK modem system verilog implementation, including testbench test files

m FPGA-based 8ASK modem system verilog implementation, including testbench test files

m FPGA-based 8PSK modulation and demodulation system verilog implementation, including testbench test files

m FPGA-based 4ASK modem system verilog implementation, including testbench test files

[AGC+FPGA] FPGA-based digital AGC adaptive gain design, applied in BPSK modulation and demodulation system

[FPGA Wave Velocity Formation] Design and Implementation of FPGA-based Wave Velocity Formation System

[FPGA] Verilog basic circuit design guide

Recommended

Ranking

go common records

SVN power failure recovery

深入理解Redis集群主从复制原理

【二叉树】左叶子之和

[1] The first basic syntax Detailed Kotlin

Linux Ansible creates tasks and executes them

vmware ubuntu virtual machine boots online courses

Use Nodejs to crawl certain data from the web page and write the crawled data into excel (see the next article for the front-end part and the server-side part)

Principle underlying thread pool

The number of bytes occupied when char[ ] is initialized

Daily

More

2025-03-22(0)

2025-03-21(0)

2025-03-20(0)

2025-03-19(0)

2025-03-18(0)

2025-03-17(0)

2025-03-16(0)

2025-03-15(0)

2025-03-14(0)

2025-03-13(0)