Domestic Gowin FPGA: pure verilog realizes video image scaling, providing 6 sets of Gowin engineering source code and technical support - Code World

Domestic Gowin FPGA: pure verilog realizes video image scaling, providing 6 sets of Gowin engineering source code and technical support

Enterprise 2023-12-17 08:14:36 views: null

NoSuchKey

Guess you like

Origin blog.csdn.net/qq_41667729/article/details/134455566

Domestic Gowin FPGA: pure verilog realizes video image scaling, providing 6 sets of Gowin engineering source code and technical support

FPGA pure verilog realizes 8-channel video splicing display, providing engineering source code and technical support

FPGA pure verilog realizes 16-channel video splicing display, providing engineering source code and technical support

FPGA pure verilog code realizes H264 video compression Provide engineering source code and technical support

FPGA pure verilog realizes CameraLink video receiving and sending, with engineering source code and technical support

FPGA pure verilog implements Gzip data compression deflate algorithm, providing engineering source code and technical support

Xilinx Zynq-7000 series FPGA multi-channel video processing: image scaling + video splicing display, providing engineering source code and technical support

FPGA image scaling Gigabit network UDP network video transmission, implemented based on 88E1518 PHY, providing engineering and QT host computer source code plus technical support

FPGA pure verilog code realizes H265 video compression, supports 4K30 frame resolution, provides engineering source code and technical support

Xilinx Zynq-7000 series FPGA implements video splicing display, providing two sets of engineering source code and technical support

FPGA pure verilog realizes UDP protocol stack, sgmii interface SFP optical port transceiver, provides engineering source code and technical support

FPGA implements NIC 10G UDP protocol stack network card, written in pure verilog code, providing engineering source code and technical support

FPGA implements NIC 25G UDP protocol stack network card, written in pure verilog code, providing engineering source code and technical support

FPGA high-end project: 6G-SDI video codec, providing engineering source code and technical support

The most detailed explanation of the whole network of FPGA GTX, aurora 8b/10b protocol, HDMI video transmission, providing 2 sets of engineering source code and technical support

FPGA high-end project: UltraScale GTH + SDI video codec, SDI to SFP optical port loopback output, providing 2 sets of engineering source code and technical support

Zynq7020 pure VHDL decodes MIPI video, 4-channel image scaling and splicing output, provides vivado engineering source code and technical support

FPGA high-end project: 4K HDMI video transceiver routine based on GTH, providing engineering source code and technical support

The most detailed explanation of the whole network of FPGA GTP, aurora 8b/10b protocol, HDMI board-to-board video transmission, providing 2 sets of 4 sets of engineering source code and technical support

The most detailed explanation of the whole network of FPGA GTP, aurora 8b/10b protocol, OV5640 camera board-to-board video transmission, providing 2 sets of 4 sets of engineering source code and technical support

FPGA GTX aurora 8b/10b codec PCIE board-to-board video transmission, providing 2 sets of engineering source code plus QT host computer source code and technical support

FPGA GTH aurora 8b/10b codec PCIE board-to-board video transmission, providing 2 sets of engineering source code plus QT host computer source code and technical support

The most detailed explanation of the whole network of FPGA GTX, aurora 8b/10b protocol, OV5640 board-to-board video transmission, providing 2 sets of engineering source code and technical support

FPGA high-end project: image acquisition + UltraScale GTH + PCIE, aurora 8b/10b codec + PCIE video transmission, providing engineering source code and QT host computer source code and technical support

FPGA high-end project: image acquisition + UltraScale GTY + PCIE, aurora 8b/10b codec + PCIE video transmission, providing engineering source code and QT host computer source code and technical support

FPGA realizes MPEG2 video compression PCIe transmission provides software and hardware engineering source code and technical support

FPGA realizes SDI video transmission and reception based on GS2971/GS2972 Provide engineering source code and technical support

FPGA Gigabit UDP network video transmission, implemented based on 88E1518 PHY, providing engineering and QT host computer source code plus technical support

FPGA Gigabit UDP network video transmission, implemented based on RTL8211 PHY, providing engineering and QT host computer source code plus technical support

Xilinx Artix7-100T low-end FPGA decodes MIPI video, implemented based on MIPI CSI-2 RX Subsystem architecture, providing engineering source code and technical support

Recommended

Ranking

Vue the mount point, variable, event, js objects, textual instructions, filters, and event attribute command instructions

websphere8.55 access https://IP:port/fms

High-low version version vsphere deployment export of OVF newspaper "vmx-13 series hardware is not supported" solution

Codeforces 1254C / 1255F Point Ordering (interactive title)

quartz2.3.0 (fourteen) trigger trigger prioritization

Python knowledge notes (+4): popular understanding of concepts such as list (List), tuple (Tuple) and string (String)

Python2 video tutorials

The 2023 Amazon Cloud Technology Game Developer Conference explores the vast boundaries of games from a technical perspective

Unity-based event manager

milk tea girl

Daily

More

2025-03-21(0)

2025-03-20(0)

2025-03-19(0)

2025-03-18(0)

2025-03-17(0)

2025-03-16(0)

2025-03-15(0)

2025-03-14(0)

2025-03-13(0)

2025-03-12(0)